

WHAT IS CLAIMED IS:

1 1. In a logic inverter; comprising an n-channel and a p-channel field-
2 effect transistor, and a polysilicon gate extending over their respective channels, the
3 improvement comprising:

4 a) a polysilicon conductor connecting drains of the two
5 transistors.

1 2. Apparatus according to claim 1 in which the polysilicon conductor and
2 the polysilicon gate are substantially coplanar.

1 3. In an integrated circuit which includes multiple layers of interconnect,
2 the improvement comprising:

3 a) a layer of interconnect comprising local interconnect, and
4 containing no non-local interconnect.

1 4. In an integrated circuit which includes multiple layers of interconnect,
2 the improvement comprising:

3 a) different spacings between adjacent interconnect traces on one
4 of the layers.

1 5. In a method of constructing a logic inverter which comprises an
2 n-channel and a p-channel field-effect transistor, the improvement comprising:

3 a) etching
4 i) a gate electrode and
5 ii) a conductor connecting drains of the two transistors
6 from a single layer of polysilicon.

1 6. An integrated circuit, comprising:

2 a) a standard cell array comprising rows of cells having a row
3 pitch; and

b) a MACRO, embedded within the standard cell array,
comprising rows of cells having pitch substantially equal to the row pitch.

7. An integrated circuit, comprising:

a) a standard cell array region, comprising rows of cells having a
ROW PITCH;

b) a pair of power conductors extending across each row; and

c) a MACRO region, comprising rows of cells having a pitch
equal to said row pitch.

8. An integrated circuit, comprising:

a) cells of a standard cell array;

b) cells of a MACRO, which have different characteristics from
those of the standard cell array and

c) parallel power conductors running adjacent all of said cells.

9. An integrated circuit, comprising:

a) a MACRO embedded in a standard cell array, having
substantially the same row pitch as that of the standard cell array;

b) parallel power busses which supply both the MACRO and the
standard cell array;

c) a level of metallization which is free of local interconnect;

d) in said level of metallization, interconnect traces having non-
uniform spacing; and

e) CMOS inverters, utilized by the IC, in which drain-drain
interconnect is constructed from polysilicon.

10. Apparatus according to claim 1 and further comprising a layer of
interconnect traces which contains exclusively global interconnect.

1 11. Apparatus according to claim 10 in which the layer of interconnect
2 traces have a non-uniform spacing.

1 12. Apparatus according to claim 1 and further comprising:

2 b) a standard cell array comprising rows of cells having a row
3 pitch;

4 c) a MACRO, embedded within the standard cell array,
5 comprising rows of cells having pitch substantially equal to the row pitch.

1 13. A method of constructing an integrated circuit, comprising the
2 following steps:

3 a) running multiple computer simulations of a MACRO which is

4 i) embedded in a standard cell array; and

5 ii) constructed of transistors contained within the array;

6 b) changing dimensions of transistors in different simulations;

7 c) identifying transistor dimensions which provide superior timing
8 performance; and

9 d) fabricating the embedded MACRO according to the identified
10 dimensions of paragraph (c).